Customise Your Training
TechSource Systems is MathWorks Authorised Reseller and Training Partner
Zynq UltraScale+ MPSoC for the Software Developer
SoC and MPSoC
Zynq UltraScale+ MPSoC for the Software Developer
Provides software developers with an overview of the capabilities and support for
the Zynq® UltraScale+™ MPSoC family from a software development perspective.
Course
Highlights
This two-day course provides software developers with an overview of the capabilities and support for the Zynq® UltraScale+™ MPSoC family from a software development perspective.
The emphasis is on:
- Reviewing the catalog of OS implementation options, including hypervisors and various Linux implementations
- Booting and configuring a system
- Applying various power management techniques for the Zynq UltraScale+ MPSoC family
What’s New for 2021.1
- All labs have been updated to the latest software versions
Note: For instructor-led training, it is not the intention for every topic to
be delivered over the course of 2 days. Please check with your Authorized Training Provider for details, including the length of the
training as well as the specific topics that are included in the training.
Who Should
Attend
Software developers interested in understanding the OS and other capabilities of the Zynq UltraScale+ MPSoC device.
Course
Prerequisites
- General understanding of embedded and real-time operating systems
- Familiarity with issues related to implementing a complex embedded system
Course
Benefits
After completing this comprehensive training, you will have the necessary skills to:
- Distinguish between asymmetric multiprocessing (AMP) and symmetric multiprocessing (SMP) environments
- Identify situations when the Arm® TrustZone technology and/or a hypervisor should be used
- Effectively use power management strategies and leverage the capabilities of the platform management unit (PMU)
- Define the boot sequences appropriate to the needs of the system
- Define the underlying implementation of the application processing unit (APU) and real-time processing unit (RPU) to
make best use of their capabilities
Partners
Upcoming Program
- Please keep me posted on the next schedule
- Please contact me to arrange customized/ in-house training
Course Outline
Application Processing Unit
Objective: Introduction to the members of the APU, specifically the Cortex™-A53 processor and how the cluster is configured and managed.
- Cortex-A53 Processor
- Architecture Extensions
- 64-Bit Architecture Features
- Exception Handling
- Cache Coherency
Real-Time Processing Unit
Objective: Focuses on the real-time processing module (RPU) in the PS, which is comprised of a pair of Cortex processors and supporting elements.
- L1 and L2 Caches
- Clocking, Power, and Reset
- TCM Architecture
Arm TrustZone Technology
Objective: Illustrates the use of the Arm® TrustZone technology.
- TrustZone Firmware
- TrustZone Hardware
QEMU
Objective: Objective: Illustrates the use of the Arm® TrustZone technology.
- Application Development and Debugging
HW-SW Virtualization
Objective: Covers the hardware and software elements of virtualization. The lab demonstrates how hypervisors can be used.
- Hypervisors: Introduction
- Virtualization Hardware Support
Multiprocessor Software Architecture
Objective: Covers the hardware and software elements of virtualization. The lab demonstrates how hypervisors can be used.
- Explain the difference between symmetric and asymmetric multiprocessing
- Differentiate between homogeneous and heterogeneous systems
- Distinguish supervised AMP from unsupervised AMP
Xen Hypervisor
Objective: Description of generic hypervisors and discussion of some of the details of implementing a hypervisor using Xen.
- Architecture
- Configuration and Use
OpenAMP
Objective: Discusses how the OpenAMP framework can be used to construct systems containing both Linux and Standalone applications within the APU.
- Framework
- Using OpenAMP
Linux
Objective: Describes how to configure Linux to manage multiple processors.
- Components of an Embedded Linux System
- SMP: Introduction
- SMP: Configuration and Boot
Yocto
Objective: Compares and contrasts the kernel building methods between a “pure” Yocto build and the PetaLinux build (which uses Yocto “under-the-hood”).
- Project Overview
- Build Workflow
- Relationship with PetaLinux
Open Source Library (Linux)
Objective: Introduction to open-source Linux and the effort and risk-reducing PetaLinux tools.
- Configuring and Building
- Driving the PetaLinux Tool (lab only)
- PetaLinux and OSL Comparison
FreeRTOS
Objective: Overview of FreeRTOS with examples of how it can be used.
- Internals
- Implementation
Software Stack
Objective: Introduction to what a software stack is and a number of stacks used with the Zynq UltraScale+ MPSoC.
- Software Stack
PMU
Objective: Introduction to the concepts of power requirements in embedded systems and the Zynq UltraScale+ MPSoC.
- PMU and the IPIs
- PMU Debugging
- PMU Application Development
- PMU API
- PMU System Architecture
Power Management
Objective: Overview of the PMU and the power-saving features of the device.
- Power Domains
Booting
Objective: How to implement the embedded system, including the boot process and boot image creation. Also how to detect a failed boot.
- Boot and Configuration
- Boot Image
- Detecting a Failed Boot
First Stage Boot Loader
Objective: Demonstrates the process of developing, customizing, and debugging this mandatory piece of code.
- Debugging
- MultiBoot
- Secure Booting